

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO | . FI | LING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|----------------|-----------|------------|----------------------|-------------------------|------------------|--|
| 10/765,370 | (| 01/27/2004 | Duncan McRae | 100303.P1855 | 1576 | |
| 40418 | 7590 | 03/09/2005 | | EXAMINER | | |
| HEIMLIC | HLAW | | NGUYEN, HIEP | | | |
| 5952 DIAL | | | | | | |
| SAN JOSE | , CA 9512 | 29 | ART UNIT | PAPER NUMBER | | |
| | | | | 2816 | - | |
| | | | | DATE MAILED: 03/09/2005 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | | | | <u> 11-8</u> | | | | |
|---|---|--|---|--|---------------------|--------------|--|--|--|--|
| | | Application No |). | Applicant(s) | - | | | | | |
| | 0.00 | 10/765,370 | | MCRAE ET AL. | | | | | | |
| | Office Action Summary | Examiner | | Art Unit | | | | | | |
| | | Hiep Nguyen | | 2816 | | | | | | |
| Period fo | The MAILING DATE of this communication a or Reply | appears on the cove | er sheet with the co | orrespondence ad | dress | | | | | |
| THE - Exte after - If the - If NC - Failu Any | IORTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION resions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. The period for reply specified above is less than thirty (30) days, a respond for reply is specified above, the maximum statutory period for reply will, by state the reply received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b). | N. 1.136(a). In no event, how reply within the statutory m od will apply and will expire tute, cause the application | wever, may a reply be time ninimum of thirty (30) days e SIX (6) MONTHS from the to become ABANDONED | ely filed will be considered timely he mailing date of this co | /. ommunication. | | | | | |
| Status | | | | | | | | | | |
| 1)[🖂 | Responsive to communication(s) filed on <u>27</u> | '.lanuary 2004 | | • | | | | | | |
| | | | | | | | | | | |
| 3) | | | | | | | | | | |
| closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | | | | | | |
| Dispositi | ion of Claims | | | | | | | | | |
| 5)□ 6)⊠ 7)□ | Claim(s) 10-30 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-30 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement. | | | | | | | | | |
| Applicati | ion Papers | • | | | | | | | | |
| 9)[| The specification is objected to by the Exami | ner. | | | | | | | | |
| 10) | The drawing(s) filed on is/are: a) ac | ccepted or b)□ ob | jected to by the E | xaminer. | | | | | | |
| | Applicant may not request that any objection to the | | | ` ' | | | | | | |
| 11) | Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the l | | | | ` ' | | | | | |
| | under 35 U.S.C. § 119 | | | | | | | | | |
| a)[| Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents. 2. Certified copies of the priority documents. 3. Copies of the certified copies of the priority application from the International Bure see the attached detailed Office action for a list | ents have been recents have been recents have been recents have documents heau (PCT Rule 17.2 | eived. eived in Applicatio ave been received 2(a)). | n No d in this National \$ | Stage | | | | | |
| Attachment | t(s) | | | | | | | | | |
| 1) Notice | e of References Cited (PTO-892) | 4) | Interview Summary (F | | | | | | | |
| 3) 🔯 Inforn | e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/06 r No(s)/Mail Date <u>01-27-04</u> . | | Paper No(s)/Mail Date Notice of Informal Pail Other: | | -152) | | | | | |

Art Unit: 2816

DETAILED ACTION

Claim Objections

Claim 9 is objected to because of the following informalities: the recitation "a first feedback control block" and "a second feedback control block" on lines 16 and 18 should be changed to "the first feedback control block" and "the second feedback control block".

Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 4, 20, 21 and 24-27 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Correction and/or clarification is required.

According to claim 4, the recitation "said sensed signal and said controlling are separated by less than two delays in time" is indefinite because it is not clear "said sense signal and said controlling" is meant by. It is not clear as to "controlling" is the control signal or the action of controlling a device of the circuit.

Regarding claim 20, the recitation "said feeding back further comprises a <u>comparison</u> of said received output signal to a reference voltage" in indefinite because it is misdescriptive. Figure 4 of the present application shows that the feedback devices (410, 420) are passgates having control terminals connected to the supply voltage and the ground. The passgates are constantly turned on and act as resistances. Therefore, no "<u>comparison</u> of said received output signal to a reference voltage" is possible.

Regarding claim 24, the recitation "feeding back to said one or more transistors a portion of said output" is indefinite because it is misdescriptive. Figure 4 of the present application shows that the feedback devices are resistive elements that is coupled directly from the output of the circuit to the control terminals of the transistors thus, the whole output voltage is fedback not a portion of the output as recited.

Art Unit: 2816

Claims 25-17 are indefinite because of the technical deficiencies of claim 24.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-7, 9, 15, 17-30 are rejected under 35 U.S.C. 102(b) as being anticipated by Michail et al. (US Pat. 5,760,649).

Regarding claims 1-4, figure 1 of Michail shows a method for dynamically controlling an output driver stage comprising:

sensing a signal from an output from said output driver stage (feedback network 110, 112); and

controlling said output driver stage based on said sensed signal.

The output driver stage comprises two or more stacked transistors (102, 104 106, 108) configured in a cascode mode. The delay between the sensed signal and the control signal (Input) is less than two gate delays in time (delay of inverter 102, 104).

Regarding claims 5-7, figure 1 of Michail shows an apparatus comprising:

means for sensing a signal from an output driver stage (110, 112); and

means for controlling said output driver stage (106, 108) based on said sensed
signal. The means for sensing is selected from the group consisting of a resistive means (110,
112). The output driver stage comprises two or more stacked transistors (102, 104, 106, 108).

Regarding claims 9 and 15, figure 1 of Michail shows a circuit comprising:

a first transistor (106) having a control terminal, an input terminal, and an output terminal, wherein said first transistor control terminal is coupled to a first feedback control block output (110) and said first transistor input terminal is coupled to receive a positive supply voltage (Vdd);

a second transistor (102) having a control terminal, an input terminal, and an output terminal, wherein said second transistor control terminal is coupled to receive a data

Art Unit: 2816

signal and said second transistor input terminal is coupled to said first transistor output terminal;

a third transistor (104) having a control terminal, an input terminal, and an output terminal, wherein said third transistor control terminal is coupled to receive said data signal and said third transistor output terminal is coupled to said second transistor output terminal;

a fourth transistor (108) having a control terminal, an input terminal, and an output terminal, wherein said fourth transistor control terminal is coupled to a second feedback control block output (112), said fourth transistor output terminal is coupled to said third transistor input terminal, and said fourth transistor input terminal is coupled to receive a supply voltage less positive than said positive supply voltage (Vss).

the first feedback control block (110) having an input and said first feedback control block output, wherein said first feedback control block input is coupled to said second transistor output terminal; and

the second feedback control block (112) having an input and said second feedback control block output, wherein said second feedback control block input is coupled to said third transistor output terminal. The feedback control blocks are resistors.

Regarding claims 17, figure 1 of Michail shows a method comprising: receiving an input signal (Input);

driving at least one transistor in a stacked output transistor array having two or more transistors (102, 104, 106, 108);

sampling an output of the stacked output transistor array (110, 112); and transferring a signal based on said sample of the stacked output transistor array to one or more transistors (106, 108) in said stacked output transistor array.

Regarding claims 18, 19, 20 and 21, figure 1 of Michail shows a method comprising: generating an output signal;

receiving said output signal; and

feedback a signal based on said received output signal to at least one transistor (106, 108) in a stacked output transistor array having two or more transistors (102, 104, 106, 108). The feedback devices are resistors (110, 112). In figure 1 of Michail, the output signal is

Art Unit: 2816

"compared" with the reference voltage (Vss) by the resistive networks and "said stacked output transistor array substantially generated said output signal".

Regarding claims 22 and 23, figure 1 of Michail shows a method comprising: receiving an input signal;

driving at least one transistor (PMOS 102) in a first stacked output transistor array (102, 106) having two or more transistors at a first time (the low period of the input signal);

driving at least one transistor (NMOS 104) in a second stacked output transistor array (104, 108) having two or more transistors at a second time (the high period of the input signal);

sampling an output of said first stacked output transistor array and said second stacked transistor array; and

transferring a signal based on said sample of said first stacked output transistor array and said second stacked output transistor array to one or more transistors (106, 108) in said first stacked output transistor array.

Regarding claims 24-27, figure 1 of Michail shows a method comprising:

driving one or more transistors (102, 104) connected in series to produce an output;

feeding back to said one or more transistors a portion of said output (resistive dividers). The feedback devices are resistors. Transistors (102) and (104) are connected to the output. Transistor (106) is connected directly to supply voltage (Vdd).

Regarding claims 28-30, figure 1 of Michail shows an apparatus comprising:

a first transistor (106) having a source, a drain, and a gate wherein said first transistor source is connected to a voltage (Vdd);

a second transistor (102) having a source, a drain, and a gate wherein said second transistor source is connected to said first transistor drain, said second transistor gate is connected to an input, and said second transistor drain is an output;

a feedback device (110) having an input and an output, said feedback device input connected to said output, and said first transistor gate connected to said feedback device output. The feedback device is selected from the group consisting of a resistor.

Art Unit: 2816

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 8-16, are rejected under 35 U.S.C. 103(a) as being unpatentable over Campbell (US Pat. 5,594,361) in view of Michail et al (5,760, 649) further in view of Yoshimura (US Pat. 5,900,787).

Regarding claim 9, figure 7 of Campbell shows a circuit comprising:

first to fourth transistors (87, 86, 89, 88) and a single feedback control block (72). Figure 7 of Campbell does not show the first and second feedback control blocks. Figure 1 of Michail shows a circuit having two separate feedback control blocks (110, 112) for increasing the linearity of the output and extending the output to almost the full range (col. 3, lines 40-45). Therefore, it would have been obvious to those skilled in the art to replace the single feedback control block of Campbell with two feedback control blocks taught by Michail for increasing the linearity of the output and extending the output to almost the full range.

Regarding claims 10-12, figure 7 of Campbell shows the fifth and the sixth transistor (76, 81).

Regarding claims 13-15, the combination of Campbell and Michail includes all the limitations of claim 13 except for the limitation that the first and second feedback control blocks are transmission gate. Figures 1 and 2 of Yoshimura show that a resistive feedback control block (R1) and a passgate control block (14) are equivalent (col.3. lines 30-43). Therefore, selection between the resistive feedback control blocks and the passgate feedback control blocks is deemed to be design expedient depending upon a particular environment or an application in which the circuit of Michail is to be used. Lacking of showing any criticality, a skilled artisan would be motivated to replace the resistive feedback control

Art Unit: 2816

blocks with the passgate feedback control blocks for having capability of varying the resistance of the feedback circuit (col. 3 lines 30-45).

Regarding claims 8 and 16, the recitation "a machine-readable medium" is merely an intended use. It has been held that a recitation with respect to the manner in which a claimed apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claimed structural limitations. Ex Parte Masham, 2 USPQF.2d 1647 (1987). The driver circuit of the present application can be used in any electronic system. Therefore, the limitation "a machine-readable medium" has not been given patentable weight.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hiep Nguyen whose telephone number is (571) 272-1752. The examiner can normally be reached on Monday to Friday from 7:30am to 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free

Hiep Nguyen

03-03-05

/ MMOTHY P. CALLAHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800